{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T08:17:33Z","timestamp":1759133853836},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5118263","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T10:59:27Z","timestamp":1246445967000},"page":"2317-2320","source":"Crossref","is-referenced-by-count":5,"title":["A Scalable built-in self-test\/self-diagnosis architecture for 2D-mesh based chip multiprocessor systems"],"prefix":"10.1109","author":[{"given":"Shu-Yen","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chan-Cheng","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"An-Yeu","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"turbofault reference manual rev 1.83","year":"2003","author":"syntest","key":"3"},{"key":"2","first-page":"418","article-title":"network on chip: a new paradigm for systems on chip design","author":"benini","year":"2002","journal-title":"Proceedings of Design Automation and Test in Europe Conference and Exhibition"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.22"},{"journal-title":"The International Technology Roadmap for Semiconductor (ITRS)","year":"2005","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484917"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584020"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364619"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244018"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.881331"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.48"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996638"},{"key":"12","first-page":"354","article-title":"application-specific buffer space allocation for networks-on-chip router design","author":"hu","year":"2004","journal-title":"IEEE\/ACM International Conference on Computer Aided Design (ICCAD-2004)"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05118263.pdf?arnumber=5118263","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T13:10:47Z","timestamp":1489756247000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5118263\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5118263","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}