{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:32:04Z","timestamp":1764783124219},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5118323","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T14:59:27Z","timestamp":1246460367000},"page":"2557-2560","source":"Crossref","is-referenced-by-count":8,"title":["Analysis and design of ultra-low power subthreshold MCML gates"],"prefix":"10.1109","author":[{"given":"Massimo","family":"Alioto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Design for Manufacturability and Statistical Design - A Constructive Approach","year":"2008","author":"orshanky","key":"3"},{"key":"2","first-page":"363","article-title":"energy optimality and variability in subthreshold design","author":"hanson","year":"2006","journal-title":"Proc of ISLPED"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674810"},{"journal-title":"Sub-Threshold Design for Ultra Low-Power Systems","year":"2006","author":"wang","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541375"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1049\/el:20070370"},{"key":"5","first-page":"239","article-title":"circuit techniques to reduce the supply voltage limit of subthreshold mcml circuits","author":"alioto","year":"2008","journal-title":"Proc IEEE VLSI-SoC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922709"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.811023"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1007\/1-4020-2888-1","author":"alioto","year":"2005","journal-title":"Model and Design of Bipolar and MOS Current-Mode Logic (CML ECL and SCL Digital Circuits)"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05118323.pdf?arnumber=5118323","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,20]],"date-time":"2020-05-20T04:57:55Z","timestamp":1589950675000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5118323\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5118323","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}