{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:34:42Z","timestamp":1725467682800},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5118432","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T10:59:27Z","timestamp":1246445967000},"page":"2994-2997","source":"Crossref","is-referenced-by-count":0,"title":["An efficient hardware accelerator for power grid simulation"],"prefix":"10.1109","author":[{"given":"Taiki","family":"Hashizume","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hisako","family":"Sugano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinichi","family":"Nishizawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaya","family":"Yoshikawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fukui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e88-a.12.3564"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996617"},{"key":"1","first-page":"446","article-title":"a power grid optimization algorithm with consideration of dynamic circuit operations","author":"ishijima","year":"2006","journal-title":"Proc SASIMI"},{"key":"6","first-page":"322","article-title":"an evaluation of circuit simulation algorithms for hardware implementation","author":"hashizume","year":"2007","journal-title":"Proc SASIMI"},{"key":"5","first-page":"19","article-title":"acceleration of hydrosynamical simulations using a fpga board","author":"nakasato","year":"2006","journal-title":"IEICE technical report"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994921"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05118432.pdf?arnumber=5118432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T13:52:22Z","timestamp":1489758742000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5118432\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5118432","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}