{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:07:24Z","timestamp":1730272044711,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5118443","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T14:59:27Z","timestamp":1246460367000},"page":"3038-3041","source":"Crossref","is-referenced-by-count":7,"title":["Design of a 64-bit low-energy high-performance adder using dynamic feedthrough logic"],"prefix":"10.1109","author":[{"given":"Pierce","family":"Chuang","sequence":"first","affiliation":[]},{"given":"David","family":"Li","sequence":"additional","affiliation":[]},{"given":"Manoj","family":"Sachdev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838019"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810056"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2000.886745"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.962283"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.997857"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.891759"},{"key":"5","first-page":"709","article-title":"low power arithmetic circuit in feedthrough dynamic cmos logic. 49th ieee international","volume":"1","author":"botello","year":"2006","journal-title":"Midwest Symposium on Circuits and Systems"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885055"},{"key":"9","first-page":"363","article-title":"a sub-nanosecond 0.5um 64b adder design","author":"naffziger","year":"1996","journal-title":"IEEE International Solid-State Circuits Conference"},{"journal-title":"VLSI Scaling for Architects","year":"0","author":"horowitz","key":"8"},{"key":"11","first-page":"25","article-title":"poerformance comparison of vlsi adders using logical effort","volume":"2451","author":"dao","year":"2002","journal-title":"Proceedings of the 12th International Workshop on Integrated Circuit Design"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696230"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05118443.pdf?arnumber=5118443","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T17:17:40Z","timestamp":1489771060000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5118443\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5118443","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}