{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:28Z","timestamp":1759147408593},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5118473","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T10:59:27Z","timestamp":1246445967000},"page":"3158-3161","source":"Crossref","is-referenced-by-count":22,"title":["Ultra low power full adder topologies"],"prefix":"10.1109","author":[{"given":"Farshad","family":"Moradi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dag. T.","family":"Wisland","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid","family":"Mahmoodi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Snorre","family":"Aunet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tuan Vu","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Peiravi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Comprehensive power evaluation of full adders","year":"2000","author":"jiang","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISICIR.2007.4441810"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.831429"},{"key":"12","article-title":"design and analysis of 10-transistor full adders using novel xor-xnor gates","author":"bui","year":"2000","journal-title":"Proc Of Int Conf on Signal Processing (Wold Computer Congress)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/5.371964"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"year":"0","key":"1"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606671"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.604077"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1995.515636"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801578"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016866"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/92.645069"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05118473.pdf?arnumber=5118473","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T13:10:39Z","timestamp":1489756239000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5118473\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5118473","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}