{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:34:34Z","timestamp":1725514474353},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5536963","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"2876-2879","source":"Crossref","is-referenced-by-count":5,"title":["Performance analysis of 3D-IC for multi-core processors in sub-65nm CMOS technologies"],"prefix":"10.1109","author":[{"given":"Kumiko","family":"Nomura","sequence":"first","affiliation":[]},{"given":"Keiko","family":"Abe","sequence":"additional","affiliation":[]},{"given":"Shinobu","family":"Fujita","sequence":"additional","affiliation":[]},{"given":"Yasuhiko","family":"Kurosawa","sequence":"additional","affiliation":[]},{"given":"Atsushi","family":"Kageshima","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.41"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref10","article-title":"CACTI5.2: An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model","author":"thoziyoor","year":"2008","journal-title":"Technical Report HP Labs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523068"},{"key":"ref11","first-page":"610","article-title":"Co-Design of Signal, Power, and Thermal Distribution Networks for 3D ICs","author":"lee","year":"2009","journal-title":"Proc of DATE"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1145\/1391469.1391642","article-title":"design and cad for 3d integrated circuits","author":"franzon","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.4108\/ICST.NANONET2007.2033"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2006","key":"ref7"},{"article-title":"Analysis and Design of Digital Integrated Circuits","year":"2004","author":"hodges","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523072"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672169"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05536963.pdf?arnumber=5536963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T08:20:10Z","timestamp":1497860410000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5536963\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5536963","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}