{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T18:23:36Z","timestamp":1768069416359,"version":"3.49.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5536998","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T22:13:20Z","timestamp":1281392000000},"page":"109-112","source":"Crossref","is-referenced-by-count":2,"title":["A temperature compensated array of CMOS floating-gate analog memory"],"prefix":"10.1109","author":[{"given":"Chenling","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shantanu","family":"Chakrabartty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1783","article-title":"Reducing indirect programming mismatch due to oxide-traps using dual-channel floating-gate transistors","author":"huang","year":"2009","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1977.1050882"},{"key":"ref12","author":"tsividis","year":"2003","journal-title":"Operation and Modeling of the MOS Transistor"},{"key":"ref13","author":"gray","year":"2001","journal-title":"Analysis and Design of Analog Integrated Circuits"},{"key":"ref4","first-page":"860","article-title":"Analog VLSI implementation of support vector machine learning and classification","author":"peng","year":"2008","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref3","first-page":"3157","article-title":"A floating-gate programmable array of silicon neurons for central pattern generating networks","author":"tenorel","year":"2006","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref6","first-page":"1640","article-title":"An analog self-similitude edge-filtering processor for multiple-resolution image perception","author":"takahashi","year":"2008","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/82.913181"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1995.488862"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/82.913191"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/82.913188"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894803"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925351"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","location":"Paris, France","start":{"date-parts":[[2010,5,30]]},"end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05536998.pdf?arnumber=5536998","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T22:50:18Z","timestamp":1489877418000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5536998\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5536998","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}