{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,3]],"date-time":"2026-10-03T21:01:45Z","timestamp":1791061305604,"version":"4.1.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537005","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T22:13:20Z","timestamp":1281392000000},"page":"2784-8787","source":"Crossref","is-referenced-by-count":8,"title":["Simulator-like exploration of cortical network architectures with a mixed-signal VLSI system"],"prefix":"10.1109","author":[{"given":"Daniel","family":"Briiderle","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Johannes","family":"Bill","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bernhard","family":"Kaplan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jens","family":"Kremkow","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Karlheinz","family":"Meier","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eric","family":"Muller","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Johannes","family":"Schemmel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"349","article-title":"Simulation of networks of spiking neurons: A review of tools and strategies","volume":"3","author":"brette","year":"2006","journal-title":"Journal of Computational Neuroscience"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1162\/0899766054026648"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3389\/neuro.11.017.2009"},{"key":"ref13","article-title":"Neuroscientific modeling with a mixed-signal VLSI hardware system","author":"bruderle","year":"2009"},{"key":"ref14","article-title":"Implementing synaptic plasticity in a VLSI spiking neural network model","author":"schemmel","year":"2006","journal-title":"proceedings of the IJCNN"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.3.503"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3389\/neuro.11.011.2008"},{"key":"ref17","author":"hines","year":"2006","journal-title":"The NEURON book"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.4249\/scholarpedia.1430"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.3389\/neuro.11.011.2009"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2006.883007"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693639"},{"key":"ref6","article-title":"Neu-romimetic ICs with analog cores: an alternative for simulating spiking neural networks","author":"renaud","year":"2007","journal-title":"Proceedings of the IEEE ISCAS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2006.884676"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2008.4633828"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378289"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2005.860850"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378041"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1639-8","author":"mead","year":"1989","journal-title":"Analog VLSI and Neural Systems"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73007-1_59"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/nrn1198"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2009.5178951"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1152\/jn.01357.2006"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008925309027"},{"key":"ref25","article-title":"Self-stabilizing network architectures on a neuromorphic hardware system","author":"bill","year":"2008"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","location":"Paris, France","start":{"date-parts":[[2010,5,30]]},"end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537005.pdf?arnumber=5537005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T12:20:04Z","timestamp":1497874804000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537005\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537005","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}