{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:57:37Z","timestamp":1729677457426,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537043","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"2682-2685","source":"Crossref","is-referenced-by-count":7,"title":["FPGA implementation of the MIMO-OFDM physical layer using single FFT multiplexing"],"prefix":"10.1109","author":[{"given":"Jeoong Sung","family":"Park","sequence":"first","affiliation":[]},{"given":"Tokunbo","family":"Ogunfunmi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2003.1292045"},{"year":"0","key":"ref3"},{"key":"ref10","first-page":"834","article-title":"A high performance four-parallel 128\/64-point radix-Z” FFT\/IFFT processor for MIMO-OFDM systems","author":"liu","year":"2008","journal-title":"Circuits and Systems 2008 APCCAS 2008 IEEE Asia Pacific Conference on"},{"journal-title":"Rice University TAPs Research Group","year":"0","key":"ref6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACT.2009.150"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VETECS.2004.1390560"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1049\/ip-vis:19949915","article-title":"radix-2 fft-pipeline architecture with reduced noise-to-signal ratio","volume":"141","author":"storn","year":"1994","journal-title":"Vision Image and Signal Processing IEE Proceedings-"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1743","DOI":"10.1109\/ISCAS.2009.5118112","article-title":"VLSI Implementation of a 44 MIMO-OFDM transceiver with an 80-MHz channel bandwidth","author":"yoshizawa","year":"2009","journal-title":"Circuits and Systems 2009 ISCAS 2009 IEEE International Symposium on"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2008.080805"},{"journal-title":"LANIMAN Standards Committee of the IEEE Computer Society","article-title":"Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications-High Speed Physical Layer in the 5GHz Band","year":"1999","key":"ref2"},{"key":"ref9","first-page":"273","article-title":"Efficient FPGA-based Implementation of Time Synchronization for MIMO-OFDM","author":"park","year":"2006","journal-title":"proc of the 2006 International Conference on Engineering of Reconfigurable Systems and Algorithms"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2008.915504"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537043.pdf?arnumber=5537043","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T08:20:05Z","timestamp":1497860405000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537043\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537043","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}