{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:40:34Z","timestamp":1725709234813},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537063","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T22:13:20Z","timestamp":1281392000000},"page":"2107-2110","source":"Crossref","is-referenced-by-count":1,"title":["Compact hardware architectures for BLAKE and LAKE hash functions"],"prefix":"10.1109","author":[{"given":"Jianzhou","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71039-4_3"},{"journal-title":"Secure Hash Standard","first-page":"180","year":"2002","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-006-0013-x"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2008.4738284"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364468"},{"key":"ref5","article-title":"Compact hardware implementations of the SHA-3 candidates ARIRANG, BLAKE, Gr&#x00F8;stl, and Skein","author":"tillich","year":"2009","journal-title":"IACR ePrint Archive"},{"key":"ref12","first-page":"298","article-title":"Improving SHA-2 hardware implementations","author":"chaves","year":"0","journal-title":"Cryptographic Hardware and Embedded Systems Workshop (CHES 2000)"},{"key":"ref8","article-title":"ASIC-hardware-focused comparison for hash functions MD 5, RIPEMD-60, and SHS","author":"satoh","year":"2005","journal-title":"International Conference on Information Technology Coding and Computing (ITCC)"},{"key":"ref7","first-page":"28","author":"namin","year":"2009","journal-title":"Hardware Implementation of the Compression Function for Selected SHA-3 Candidates"},{"journal-title":"SHA-3 Proposal BLAKE","year":"2008","author":"aumasson","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117225"},{"journal-title":"The SHA-3 Zoo","year":"0","key":"ref1"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537063.pdf?arnumber=5537063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T20:57:00Z","timestamp":1489870620000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537063","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}