{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:23:39Z","timestamp":1725783819718},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537094","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"2614-2617","source":"Crossref","is-referenced-by-count":1,"title":["Test application time minimization for RAS using basis optimization of column decoder"],"prefix":"10.1109","author":[{"given":"A.","family":"Abhishek","sequence":"first","affiliation":[]},{"given":"Amanulla","family":"Khan","sequence":"additional","affiliation":[]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Kewal K.","family":"Saluja","sequence":"additional","affiliation":[]},{"given":"Adit D.","family":"Singh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"Progress Random Access Scan: A simultaneous solution to test power, test data volume and test time","author":"baik","year":"2005","journal-title":"Proc of Intl Test Conf"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/VTS.2002.1011128"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/VLSI.Design.2009.74"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TEST.2005.1583993"},{"key":"ref8","first-page":"565","article-title":"Localized RAS: Towards Low Area and Routing Overhead","author":"hu","year":"2008","journal-title":"Proc ASP Design Autom Conf"},{"key":"ref7","first-page":"231","article-title":"Test Data Compression Based on Clustered RAS","author":"hu","year":"2006","journal-title":"Proc of Asian Test Symposium"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ICVD.2004.1261042"},{"key":"ref1","article-title":"Testing VLSI with Random Access Scan","author":"ando","year":"0","journal-title":"Digest of Computer Society Intl Conf"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/VLSI.Design.2010.61"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537094.pdf?arnumber=5537094","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T01:55:44Z","timestamp":1489888544000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537094\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537094","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}