{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:44:45Z","timestamp":1725396285283},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537133","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"2498-2501","source":"Crossref","is-referenced-by-count":2,"title":["Design metrics for RTL level estimation of delay variability due to intradie (random) variations"],"prefix":"10.1109","author":[{"given":"Michael","family":"Merrett","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yangang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Zwolinski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koushik","family":"Maharatna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/DAC.2005.193779"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TCAD.2005.860953"},{"key":"ref10","article-title":"Capacitance variability of short range interconnects","author":"drysdale","year":"2007","journal-title":"Journal of Computational Electronics"},{"key":"ref6","first-page":"1","article-title":"Understanding the effect of process variations on the delay of static and domino logic","author":"alioto","year":"2009","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/1391469.1391647"},{"year":"2008","author":"asenov","article-title":"Meeting the design challenges of nano-CMOS electronics","key":"ref8"},{"year":"2007","author":"orshansky","journal-title":"Design for Manufacturability and Statistical Design","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/SOCC.2006.283882"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ULIS.2008.4527147"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ASPDAC.2001.913332"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537133.pdf?arnumber=5537133","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T18:36:20Z","timestamp":1489862180000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537133\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537133","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}