{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:00:06Z","timestamp":1761580806823,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537144","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"2474-2477","source":"Crossref","is-referenced-by-count":14,"title":["Adiabatic SRAM with a shared access port using a controlled ground line and step-voltage circuit"],"prefix":"10.1109","author":[{"given":"Shunji","family":"Nakata","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hirotsugu","family":"Suzuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryota","family":"Honda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahito","family":"Kusumoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shin'ichiro","family":"Mutoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Makino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masayuki","family":"Miyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshio","family":"Matsuda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"393","article-title":"Adiabatic SRAM with a large margin of VT variation by controlling the cell-powerline and word-line voltage","author":"nakata","year":"2009","journal-title":"Proc ISCAS Dig"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705290"},{"key":"ref6","volume":"2","author":"example","year":"1965","journal-title":"The Feynman Lectures on Physics"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1587\/elex.5.163"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1587\/elex.4.165"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref1","first-page":"480","article-title":"Low-power embedded SRAM modules with expanding margins for writing","author":"yamaoka","year":"2005","journal-title":"Proc ISSCC Dig"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537144.pdf?arnumber=5537144","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:13:11Z","timestamp":1489864391000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537144\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537144","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}