{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:15:10Z","timestamp":1725383710321},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537193","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T22:13:20Z","timestamp":1281392000000},"page":"2350-2353","source":"Crossref","is-referenced-by-count":1,"title":["Effect of body biasing on embedded SRAM failure"],"prefix":"10.1109","author":[{"given":"Amin","family":"Khajeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed M.","family":"Eltawil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fadi J.","family":"Kurdahi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897161"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(98)00053-5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313932"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2007.773"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2004.1347820"},{"key":"ref6","article-title":"Cross Layer Error Exploitation for Aggressive Voltage Scaling","author":"khajeh","year":"2007","journal-title":"Quality Electronic Design"},{"key":"ref5","article-title":"A Statistical Framework for Post-Silicon Tuning through Body Bias Clustering","author":"kulkarni","year":"2006","journal-title":"Computer-Aided Design"},{"journal-title":"Predictive Technology Model (PTM)","year":"0","key":"ref8"},{"key":"ref7","article-title":"Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage","author":"tschanz","year":"2002","journal-title":"JSSC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"journal-title":"The International Technology Roadmap for Semiconductors (ITRS)","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320839"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537193.pdf?arnumber=5537193","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T21:14:54Z","timestamp":1489871694000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537193\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537193","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}