{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:19:36Z","timestamp":1729649976359,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537370","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T22:13:20Z","timestamp":1281392000000},"page":"1508-1511","source":"Crossref","is-referenced-by-count":8,"title":["Accuracy and power tradeoff in spike sorting microsystems with cubic spline interpolation"],"prefix":"10.1109","author":[{"given":"Yun-Yu","family":"Chen","sequence":"first","affiliation":[]},{"given":"Tung-Chien","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Liang-Gee","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1162\/089976604774201631"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886567"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1406","DOI":"10.1109\/10.871415","article-title":"Neural spike sorting under nearly 0-db signal-to-noise ratio using nonlinear energy operator and artificial neural-network classifier","volume":"47","author":"kim","year":"2000","journal-title":"IEEE Trans on Biomed Eng"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117990"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/76.718501"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.jneumeth.2005.12.031"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2008.4408439"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537370.pdf?arnumber=5537370","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T12:20:11Z","timestamp":1497874811000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537370\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537370","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}