{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:09:08Z","timestamp":1730272148209,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537384","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"973-976","source":"Crossref","is-referenced-by-count":0,"title":["Digital enhancement of frequency synthesizers"],"prefix":"10.1109","author":[{"given":"Mahmoud","family":"Ouda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emad","family":"Hegazi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hany F.","family":"Ragai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332738"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908689"},{"article-title":"Design of a Wideband Fractional-N Frequency Synthesizer Using CppSim","year":"0","author":"meninger","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884402"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2009.5404090"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494094"},{"journal-title":"Application Note 11729C-2","article-title":"Phase Noise Characterization of Microwave Oscillators","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693752"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.661214"},{"article-title":"Design and Implementation of Fractional-N Frequency Synthesizer for Wireless Communications","year":"2006","author":"atalla","key":"ref9"},{"key":"ref1","first-page":"422","article-title":"Cascaded PLL design for a 90 nm CMOS high performance microprocessor","volume":"1","author":"wong","year":"2003","journal-title":"IEEE ISSCC Dig Tech Papers"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537384.pdf?arnumber=5537384","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T01:59:50Z","timestamp":1489888790000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537384\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537384","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}