{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:44:46Z","timestamp":1725612286322},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537401","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"921-924","source":"Crossref","is-referenced-by-count":1,"title":["Performance-driven high-level synthesis with floorplan for GDR architectures and its evaluation"],"prefix":"10.1109","author":[{"given":"Akira","family":"Ohchi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nozomu","family":"Togawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masao","family":"Yanagisawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tatsuo","family":"Ohtsuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"137","article-title":"Pipeline scheduling for array based reconfigurable architectures considering interconnect delays","author":"gao","year":"2005","journal-title":"Proc ICFTP'05"},{"key":"ref3","first-page":"602","article-title":"Architecture-level synthesis for automatic interconnect pipelining","author":"cong","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref6","first-page":"16","article-title":"A multicycle communication architecture and synthesis flow for global interconnect resource sharing","author":"huang","year":"2008","journal-title":"Proc ASP-DAC'08"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796435"},{"key":"ref8","first-page":"320","article-title":"Behavior-to-placed RTL synthesis with performance-driven placement","author":"kim","year":"2001","journal-title":"Proc ICCAD'01"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370576"},{"key":"ref2","first-page":"536","article-title":"Architectural synthesis integrated with global placement for multi-cycle communication","author":"cong","year":"2003","journal-title":"Proc ICCAD'03"},{"key":"ref9","first-page":"164","article-title":"High-level synthesis algorithms with floorplaning for distributed\/shared-register architectures","author":"ohchi","year":"2008","journal-title":"Proc VLSI-DAT'08"},{"key":"ref1","first-page":"67","article-title":"CriAS: A perfomace-driven crticality-aware synthesis flow for on-chip multicycle communication architecture","author":"chen","year":"2009","journal-title":"Proc of ASP-DAC’2005"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537401.pdf?arnumber=5537401","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T16:22:12Z","timestamp":1489854132000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537401\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537401","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}