{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:07:46Z","timestamp":1729652866141,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537455","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"777-780","source":"Crossref","is-referenced-by-count":1,"title":["Analytical figure of merit evaluation of RNMC networks for low-power three-stage OTAs"],"prefix":"10.1109","author":[{"given":"Davide","family":"Marano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaetano","family":"Palumbo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Salvatore","family":"Pennisi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"1735","DOI":"10.1109\/JSSC.2003.817598","article-title":"Reversed nested Miller compensation with voltage buffer and nulling resistor","volume":"38","author":"ho","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RME.2006.1689919"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.892217"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.900170"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808326"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.800463"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835811"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.834514"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/cta.397"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882231"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/81.948432"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.823447"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.811437"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537455.pdf?arnumber=5537455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T08:20:02Z","timestamp":1497860402000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537455\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537455","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}