{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:37:06Z","timestamp":1729643826139,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537482","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"705-708","source":"Crossref","is-referenced-by-count":4,"title":["A novel counter-based low complexity inner-product architecture for high speed inputs"],"prefix":"10.1109","author":[{"given":"Manas Ranjan","family":"Meher","sequence":"first","affiliation":[]},{"given":"Ching-Chuen","family":"Jong","sequence":"additional","affiliation":[]},{"given":"Chip-Hong","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Jeremy Yung Shern","family":"Low","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20040328"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.924037"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"176","DOI":"10.1109\/APCCAS.2008.4745989","article-title":"High-speed and low-power serial accumulator for serial\/parallel multiplier","author":"meher","year":"2008","journal-title":"Proc IEEE Asia Pacific Conf on Circuits and Systems-APCCAS 2008"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1997.626121"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1093\/ietcom\/e89-b.12.3242"},{"key":"ref8","first-page":"99","article-title":"An inner product processor design using novel parallel counter circuits","author":"lin","year":"1999","journal-title":"Proc IEEE Int Conf on ASIC"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1109\/ACSSC.1996.600856","article-title":"Arithmetic structures for inner product and other computations based on latency free bit-serial multiplier design","volume":"1","author":"haynal","year":"1996","journal-title":"Proc Asilomar Conf Signals Systems and Computers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.678890"},{"journal-title":"Computer Arithmetic Algorithms and Hardware Designs","year":"2000","author":"parhami","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675482"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537482.pdf?arnumber=5537482","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T09:58:58Z","timestamp":1559383138000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537482\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537482","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}