{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:36:10Z","timestamp":1729622170162,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537493","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T22:13:20Z","timestamp":1281392000000},"page":"1671-1674","source":"Crossref","is-referenced-by-count":1,"title":["Robustness of logic gates and reconfigurability of neuromorphic switching networks"],"prefix":"10.1109","author":[{"given":"Zackary","family":"Chiragwandi","sequence":"first","affiliation":[]},{"given":"Jonas","family":"Skoldberg","sequence":"additional","affiliation":[]},{"given":"Goran","family":"Wendin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1021\/nl060040m"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1021\/nl0612087"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1126\/science.1144366"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.2924364"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0806642106"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"3640","DOI":"10.1021\/nl901874j","article-title":"Memristor-CMOS Hybrid Integrated Circuits for Reconfigurable Logic","volume":"9","author":"xia","year":"2009","journal-title":"Nano Lett"},{"journal-title":"Single molecular switch based on hydrogen tautomerization first-principle model study","year":"2009","author":"prasongkit","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1021\/nl802487j"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1063\/1.2896602"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2008.4585787"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907830"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.1377042"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2008.4585792"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907842"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.804744"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/48\/485201"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815860"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1116\/1.1931687"},{"key":"ref20","article-title":"Programmable Devices for Adaptive Architectures","author":"agnus","year":"2009","journal-title":"Adv Mater"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537493.pdf?arnumber=5537493","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T12:19:55Z","timestamp":1497874795000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537493\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537493","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}