{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:09:17Z","timestamp":1730272157039,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537504","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"653-656","source":"Crossref","is-referenced-by-count":2,"title":["Fault collapsing with linear complexity in digital circuits"],"prefix":"10.1109","author":[{"given":"R.","family":"Ubar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Mironov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Jutman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270849"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.121"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.814241"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.31"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692710"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.78"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.10"},{"key":"ref17","first-page":"141","author":"minato","year":"1996","journal-title":"Binary Decision Diagrams and Applications for VLSI CAD"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1959.tb01585.x"},{"key":"ref19","first-page":"75","article-title":"Test Generation for Digital Circuits Using Alternative Graphs (in Russian)","author":"ubar","year":"1976","journal-title":"Proc Tallinn Technical Univ"},{"key":"ref4","first-page":"72","article-title":"Simulation Based Approximate Global Fault Collapsing","author":"ai-assad","year":"2002","journal-title":"Proc Int Conf VLSI Des"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/54.124518"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268827"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041783"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326880"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223637"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.20"},{"journal-title":"Essentials of Electronic Testing","year":"2000","author":"bushnell","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675141"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/54.485782"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref24","first-page":"157","article-title":"SSBDDs: Advantageous Model and Efficient Algorithms for Digital Circuit Modeling, Simulation & Test","author":"jutman","year":"2002","journal-title":"5th Int Workshop on Boolean Problems"},{"key":"ref23","first-page":"141","article-title":"Multi-Valued Simulation of Digital Circuits with SSBDDs","volume":"4","author":"ubar","year":"1998","journal-title":"Multiple-Valued Logic Int J"},{"key":"ref25","first-page":"234","article-title":"Optimization of SSBDDs","author":"ubar","year":"2004","journal-title":"The 4th lASTED Int Conf on Modelling Simulation and Optimization"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537504.pdf?arnumber=5537504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:13:18Z","timestamp":1489864398000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537504\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537504","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}