{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:48:45Z","timestamp":1725461325611},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537527","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"585-588","source":"Crossref","is-referenced-by-count":4,"title":["A low-power IP design of Viterbi decoder with dynamic threshold setting"],"prefix":"10.1109","author":[{"given":"Yi-Ming","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wan-Ching","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li-Yuan","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Yuan","family":"Lien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pei-Yin","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shung-Chih","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/26.649755"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.857181"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.890617"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903957"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842930"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2004.826163"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1954.1057464"},{"year":"2005","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.1994.577044"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1967.1054010"},{"key":"ref8","first-page":"328","article-title":"A cost-effective VLSI architecture for high-throughput sequential decoder","author":"lee","year":"1996","journal-title":"Proc IEEE Int Symp on Circuits Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.409131"},{"journal-title":"Feasibility Study on 3GPP System to Wireless Local Area Network (WLAN) Interworking","year":"2003","key":"ref2"},{"year":"1999","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.661213"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537527.pdf?arnumber=5537527","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T18:48:53Z","timestamp":1489862933000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537527\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537527","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}