{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T05:57:50Z","timestamp":1757311070191,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537560","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T22:13:20Z","timestamp":1281392000000},"page":"1747-1750","source":"Crossref","is-referenced-by-count":6,"title":["Statistical timing yield improvement of dynamic circuits using negative capacitance technique"],"prefix":"10.1109","author":[{"given":"Hassan","family":"Mostafa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Elmasry","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568738"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICMEL.2004.1314883"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996695"},{"key":"ref11","first-page":"11","article-title":"Novel Accurate Wideband CMOS Current Conveyor","volume":"60","author":"mostafa","year":"2006","journal-title":"FREQUENZ Journal of RF Engineering and Telecommunications Germany"},{"journal-title":"Digital Integrated Circuits A Design Prespective","year":"2002","author":"rabaey","key":"ref5"},{"key":"ref12","first-page":"332","article-title":"Clock-Delayed Domino for Adder and Combinational Logic Design","author":"yee","year":"1996","journal-title":"Proceedings of IEEE International Conference on Computer Design (ICCD '96)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.23"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.281"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996588"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1145\/775832.775920","article-title":"Parameter Variations and Impact on Circuits and Microarchitecture","author":"borkar","year":"2003","journal-title":"Proceedings of the 40th Conference on Design Automation (DAC '03)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379867"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537560.pdf?arnumber=5537560","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,4]],"date-time":"2021-11-04T05:07:26Z","timestamp":1636002446000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537560\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537560","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}