{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T15:44:09Z","timestamp":1742399049455},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537596","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"4177-4180","source":"Crossref","is-referenced-by-count":3,"title":["Associating packets of heterogeneous cores using a synchronizer wrapper for NoCs"],"prefix":"10.1109","author":[{"given":"Debora","family":"Matos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Altamiro","family":"Susin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.13"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.16"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SYSTEMS.2008.4519008"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CSIE.2009.520"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311258"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISICIR.2007.4441820"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2003.1232824"},{"journal-title":"Globally-Asynchronous Locally-Synchronous Systems","year":"1984","author":"chapiro","key":"ref8"},{"key":"ref7","first-page":"3901","article-title":"NIUGAP: Low Latency Network Interface Architecture with Gray Code for Networks-on-Chip","author":"kim","year":"2006","journal-title":"ISCAS"},{"key":"ref2","first-page":"27","article-title":"Hybrid-Timing FIFOs to use on Networks-on-Chip in GALS Architectures","author":"sheibanyrad","year":"2007","journal-title":"Conference on Embedded Systems and Applications"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151076"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537596.pdf?arnumber=5537596","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T17:03:33Z","timestamp":1489856613000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537596\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537596","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}