{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:10:18Z","timestamp":1729653018032,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537612","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"4105-4108","source":"Crossref","is-referenced-by-count":0,"title":["An efficient pulse flip-flop based launch-on-shift scan cell"],"prefix":"10.1109","author":[{"given":"Rajesh","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunil P.","family":"Khatri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Improved Hybrid Latch flip-flop for low-power VLSI systems","author":"goel","year":"0","journal-title":"Tech Rep"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413168"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041869"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269074"},{"journal-title":"Tutorial on Pipelining Scan Enables","article-title":"Synopsys application note","year":"2004","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.31"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.27"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1995.485359"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.27"},{"journal-title":"Hspice User's Manual","year":"0","author":"meta-software","key":"ref19"},{"key":"ref4","first-page":"705","author":"savir","year":"1992","journal-title":"Skewed-load transition test Part 1 calculus"},{"journal-title":"Delay-fault testing mandatory author claims EE Design","year":"2002","author":"wilson","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519696"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1109\/MWSCAS.2002.1186902","article-title":"Low power and high speed explicit pulsed flip-flops","author":"zhao","year":"2002","journal-title":"IEEE 45th Midwest Symposium on Circuits and Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.cap.2003.09.011"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2307-9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"253","DOI":"10.1049\/ip-cds:20050163","article-title":"low-power\/high-performance explicit-pulsed flip-flop using static latch and dynamic pulse generator","volume":"153","author":"phyu","year":"2006","journal-title":"Circuits Devices and Systems IEE Proceedings-"},{"journal-title":"BSIM3 Homepage","year":"0","key":"ref20"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537612.pdf?arnumber=5537612","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T09:57:06Z","timestamp":1559383026000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537612\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537612","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}