{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T09:33:38Z","timestamp":1772789618728,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537636","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"4069-4072","source":"Crossref","is-referenced-by-count":20,"title":["A CMOS Sub-l-V nanopower current and voltage reference with leakage compensation"],"prefix":"10.1109","author":[{"given":"Zhangcai","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qin","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuaki","family":"Inoue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.842059"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e88-c.5.1087"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.899077"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378347"},{"key":"ref14","first-page":"41","article-title":"Analog CMOS integrated circuit for high-temperature-operarion with leakage current compensation","author":"mizuno","year":"1998","journal-title":"High Temperature Eletronics Conference"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.760378"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.597305"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.991391"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.974548"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.806265"},{"key":"ref7","first-page":"1588","article-title":"A 0.6-V supply, voltage reference circuit based on threshold-voltage-summation architecture in fully-depleted CMOS\/SOI","volume":"e85 c","author":"ugajin","year":"2002","journal-title":"IEICE Trans Electron"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.324"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1977.1050882"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.806258"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","location":"Paris, France","start":{"date-parts":[[2010,5,30]]},"end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537636.pdf?arnumber=5537636","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T16:38:34Z","timestamp":1489855114000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537636\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537636","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}