{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:12:25Z","timestamp":1725516745091},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537687","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"429-432","source":"Crossref","is-referenced-by-count":3,"title":["Hardware implementation of the double-tree scan architecture"],"prefix":"10.1109","author":[{"given":"Nathan","family":"Schemm","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sina","family":"Balkir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sharad","family":"Seth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741614"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.856980"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref8","article-title":"A Unified Solution to Scan Test Volume, Time, and Power Minimization","author":"seth","year":"2010","journal-title":"Accepted for publication in VLSI Design Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270872"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966672"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781060"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537687.pdf?arnumber=5537687","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T16:15:57Z","timestamp":1489853757000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537687\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537687","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}