{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:10:18Z","timestamp":1725423018977},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537702","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T22:13:20Z","timestamp":1281392000000},"page":"3857-3860","source":"Crossref","is-referenced-by-count":2,"title":["Architecture of a multi-slot main memory system for 3.2 Gbps operation"],"prefix":"10.1109","author":[{"given":"Jaejun","family":"Lee","sequence":"first","affiliation":[]},{"given":"Sungho","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Joontae","family":"Park","sequence":"additional","affiliation":[]},{"given":"Sangwook","family":"Nam","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"79","article-title":"DDR3 SDRAM specification","author":"elissa","year":"2008","journal-title":"JEDEC Standard JESD89"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/ASSCC.2008.4708721","article-title":"Channel BER Measurement for a 5.8Gb\/s\/pin Unidirectional Differential I\/O for DRAM application","author":"chung","year":"2008","journal-title":"IEEE Asian Solid-State Circuits Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.924224"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SSD.2008.4632797"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681894"},{"key":"ref1","article-title":"Fully-buffered DIMM technology moves enterprise platforms to the next level","author":"haas","year":"2005","journal-title":"Technology Intel Magazine"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537702.pdf?arnumber=5537702","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,10]],"date-time":"2020-06-10T05:07:40Z","timestamp":1591765660000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537702\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537702","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}