{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:55:45Z","timestamp":1725436545796},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537832","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T22:13:20Z","timestamp":1281392000000},"page":"3493-3496","source":"Crossref","is-referenced-by-count":4,"title":["Fast low power translation lookaside buffers using hierarchical NAND match lines"],"prefix":"10.1109","author":[{"given":"Lawrence T.","family":"Clark","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vikas","family":"Chaudhary","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139708"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2007.11.003"},{"key":"ref6","first-page":"315","article-title":"High-performance, low-power, and leakage-tolerance challenges for sub-70nm microprocessor circuits","author":"krishnamurthy","year":"2002","journal-title":"Proc ESSCIRC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845971"},{"key":"ref8","first-page":"119","article-title":"ATUM: A new technique for capturing address traces using microcode","author":"agarwal","year":"1986","journal-title":"Proc ISCA"},{"year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878476"},{"key":"ref1","first-page":"1122","article-title":"An ultra low-power TLB design","author":"chang","year":"2006","journal-title":"Proc DATE"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537832.pdf?arnumber=5537832","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T21:14:12Z","timestamp":1489871652000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537832\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537832","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}