{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:10:07Z","timestamp":1730272207145,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537833","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T22:13:20Z","timestamp":1281392000000},"page":"3497-3500","source":"Crossref","is-referenced-by-count":4,"title":["Scalability of weak consistency in NoC based multicore architectures"],"prefix":"10.1109","author":[{"given":"Abdul","family":"Naeem","sequence":"first","affiliation":[]},{"given":"Xiaowen","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref3","first-page":"592","article-title":"A 65-nm 2- billion-transistor quad-core Itanium processor","volume":"51","author":"stackhouse","year":"2008","journal-title":"Digest of Technical Papers IEEE Int Solid-State Circuits Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.73"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.92"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450110"},{"key":"ref7","article-title":"Shared Memory Consistency Models: A Tutorial","author":"adve","year":"1995","journal-title":"report no 95\/7"},{"key":"ref2","first-page":"588","article-title":"TILE64TM processor: A 64-core SoC with mesh interconnect","volume":"51","author":"bell","year":"2008","journal-title":"Digest of Technical Papers IEEE Int Solid-State Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NCA.2001.962513"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859896"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537833.pdf?arnumber=5537833","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T21:17:51Z","timestamp":1489871871000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537833\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537833","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}