{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T03:25:48Z","timestamp":1778383548213,"version":"3.51.4"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537837","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"309-312","source":"Crossref","is-referenced-by-count":3,"title":["A compact and low power logic design for multi-pillar vertical MOSFETs"],"prefix":"10.1109","author":[{"given":"Koji","family":"Sakui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tetsuo","family":"Endoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.46.3189"},{"key":"ref3","first-page":"911","article-title":"An Accurate Model of Fully Depleted Surrounding Gate Transistor (FD-SGT)","volume":"e80 c","author":"endoh","year":"1997","journal-title":"IEICE Trans Electron"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979396"},{"key":"ref5","first-page":"27","article-title":"High Performance Multi-Nano-Pillar Type Vertical MOSFET Scaling to 15nm Node","author":"norifusa","year":"2008","journal-title":"Proc IMFEDK Dig Tech Papers"},{"key":"ref8","first-page":"136","article-title":"Pipe-shaped BiCS Flash Memory with 16 Stacked Layers and Multi-Level-Cell Operation for Ultra High Density Storage Devices","author":"katsumata","year":"2009","journal-title":"Symp VLSI Tech Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.809429"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/16.75169"},{"key":"ref9","first-page":"192","article-title":"Vertical Cell Array using TCAT(Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory","author":"jang","year":"2009","journal-title":"Symp VLSI Tech Dig"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1988.32796"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","location":"Paris, France","start":{"date-parts":[[2010,5,30]]},"end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537837.pdf?arnumber=5537837","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T18:57:12Z","timestamp":1489863432000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537837\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537837","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}