{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:35:02Z","timestamp":1761323702415,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537920","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"3232-3235","source":"Crossref","is-referenced-by-count":18,"title":["Communication-aware application mapping and scheduling for NoC-based MPSoCs"],"prefix":"10.1109","author":[{"given":"Heng","family":"Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yajun","family":"Ha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bharadwaj","family":"Veeravalli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"729","article-title":"The odd-even turn model for adaptive routing","volume":"11","author":"chiu","year":"2000","journal-title":"IEEE TPDS"},{"year":"2006","author":"kleinberg","journal-title":"Algorithm Design","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/2.191995"},{"year":"0","key":"ref13"},{"key":"ref14","article-title":"GARNET: A Detailed Interconnection Network Model inside a Full-system Simulation Frame-work","author":"agarwal","year":"2008","journal-title":"Technical Report CE-P08-001"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/1391469.1391628"},{"key":"ref3","first-page":"29","article-title":"An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS","volume":"43","author":"vangal","year":"2008","journal-title":"IEEE JSSC"},{"key":"ref6","first-page":"234","article-title":"Energy-aware communication and task scheduling for Network-on-Chip Architectures under Real-Time Constraints","author":"hu","year":"2004","journal-title":"Proc DATE"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/DATE.2004.1269002"},{"year":"2003","author":"duato","journal-title":"Interconnection Netowrks An Engineering Approach","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/1111037.1111055"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MM.2002.997877"},{"year":"2004","author":"dally","journal-title":"Principles and Practices of Interconnection Networks","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/185675.185682"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537920.pdf?arnumber=5537920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T01:44:52Z","timestamp":1489887892000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537920\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537920","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}