{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:27:57Z","timestamp":1745386077832,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537934","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"3220-3223","source":"Crossref","is-referenced-by-count":13,"title":["Optimization of clock-gating structures for low-leakage high-performance applications"],"prefix":"10.1109","author":[{"given":"Javier","family":"Castro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pilar","family":"Parra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio J.","family":"Acosta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Leakage in Nanometer CMOS Technologies","year":"2006","author":"narendra","key":"ref4"},{"key":"ref3","article-title":"Power Management of Digital Circuits in Deep Submicron CMOS Technologies","author":"henzler","year":"2000","journal-title":"Springer Series in Advanced Microelectronics"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329345"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2008.90"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2007.4488809"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(00)00072-0"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1109\/TVLSI.2006.874378","article-title":"Leakage-suppressed clock-gating circuit with zigzag super cut-off CMOS (ZSCCMOS) for leakage-dominant sub-70-nm and sub-1-V-Vdd LSIs","volume":"14","author":"min","year":"2006","journal-title":"IEEE Trans on VLSI Systems"},{"article-title":"Low-Power CMOS VLSI Circuit Design","year":"2000","author":"roy","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2005.003"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/b101914"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537934.pdf?arnumber=5537934","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T08:20:16Z","timestamp":1497860416000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537934\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537934","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}