{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T03:06:56Z","timestamp":1725419216195},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537956","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T22:13:20Z","timestamp":1281392000000},"page":"3172-3175","source":"Crossref","is-referenced-by-count":0,"title":["Improving redundancy addition and removal using unreachable states for sequential circuits"],"prefix":"10.1109","author":[{"given":"Xiaoqing","family":"Yang","sequence":"first","affiliation":[]},{"given":"Zigang","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"Y. L.","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"922","article-title":"How much can logic perturbation help from netlist to final routing for FPGAs","author":"zhou","year":"2007","journal-title":"Proc DAC"},{"key":"ref11","first-page":"606","article-title":"Single-Pass redundancy addition and removal","author":"chang","year":"2001","journal-title":"Proc ICCAD"},{"key":"ref12","first-page":"262","article-title":"Fast Boolean optimization by rewiring","author":"chang","year":"1996","journal-title":"Proc ICCAD"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.502203"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796479"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1995.486229"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630095"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2006.258153"},{"journal-title":"ABC A system for syquential synthesis and verification","year":"0","key":"ref18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.552082"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.391740"},{"key":"ref6","first-page":"103","article-title":"Who are the alternative wires in your neighborhood","author":"chang","year":"2001","journal-title":"Proc GLVLSI-2001"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.795224"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"308","DOI":"10.1145\/196244.196388","article-title":"layout driven logic synthesis for fpgas","author":"chang","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480198"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580074"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.640617"},{"key":"ref1","first-page":"373","article-title":"Multi-level logic optimization by redundancy addition and removal","author":"cheng","year":"1993","journal-title":"Proc EDAC"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537956.pdf?arnumber=5537956","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T12:20:10Z","timestamp":1497874810000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537956\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537956","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}