{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:10:25Z","timestamp":1730272225684,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5538024","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"2968-2971","source":"Crossref","is-referenced-by-count":2,"title":["Video-Active RAM: A processor-in-memory architecture for video coding applications"],"prefix":"10.1109","author":[{"given":"Mohammed","family":"Sayed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wael","family":"Badawy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Graham","family":"Jullien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"ii-313","article-title":"Low-Power Parallel Tree Architecture for Full Search Block-Matching Motion Estimation","volume":"2","author":"lin","year":"2004","journal-title":"Proc IEEE International Symposium on Circuits and Systems (ISCAS '04)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2004.828321"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2002.806818"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(02)00118-0"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249386"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20020428"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2005.1561868"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893672"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-4161-1"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2002.1013011"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ITICT.2005.1609646"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206093"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1261244"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05538024.pdf?arnumber=5538024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T17:13:52Z","timestamp":1489857232000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5538024\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5538024","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}