{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:59:24Z","timestamp":1759147164690,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5538025","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"2972-2975","source":"Crossref","is-referenced-by-count":3,"title":["A low-power VLSI implementation for variable block size motion estimation in H.264\/AVC"],"prefix":"10.1109","author":[{"given":"Peng","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hua","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/83.350809"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/76.709406"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"345","DOI":"10.1109\/92.784096","article-title":"Cost-effective VLSI Architectures and Buffer Size Optimization for Full-search Block Matching Algorithms","volume":"7","author":"yeh","year":"1999","journal-title":"IEEE Trans on VLSI Systems"},{"journal-title":"United Microelectronics Corporation","article-title":"UMC 180nm L180GII Process 1.8-Volt Standard Cell Library Data-book","year":"2001","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/76.905989"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICIAP.2007.4362859"},{"journal-title":"Spartan-3A DSP FPGA Video Starter Kit User Guide","year":"2008","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2004.828321"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.858488"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2007.894044"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1385","DOI":"10.1109\/TVLSI.2008.2000526","article-title":"Efficient Hierarchical Motion Estimation Algorithm and Its VLSI Architecture","volume":"16","author":"wu","year":"2008","journal-title":"IEEE Trans on VLSI Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-006-4190-4"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1338","DOI":"10.1109\/TCE.2008.4637625","article-title":"A High-performance Reconfigurable VLSI Architecture for VBSME in H.264","volume":"54","author":"cao","year":"2008","journal-title":"IEEE Trans Consumer Electronics"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.829555"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/76.143416"},{"year":"2003","key":"ref1"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05538025.pdf?arnumber=5538025","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T08:20:10Z","timestamp":1497860410000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5538025\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5538025","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}