{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:45:46Z","timestamp":1725572746284},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937531","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T17:30:57Z","timestamp":1310059857000},"page":"181-184","source":"Crossref","is-referenced-by-count":0,"title":["250Mb\/s to 3Gb\/s unilateral continuous rate CDR using precise frequency detector and 1\/5-rate linear phase detector"],"prefix":"10.1109","author":[{"given":"Nguyen","family":"Thanh Trung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philipp","family":"Hafliger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856577"},{"key":"ref3","first-page":"184","article-title":"A 650Mb\/s-to-8Gb\/s Referenceless CDR Circuit with Automatic Acquisition of Data Rate","author":"lee","year":"2009","journal-title":"IEEE Int Solid-State Circuit Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.658625"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883334"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.862071"},{"key":"ref5","first-page":"144","article-title":"A 180-Mb\/s to 3.2-Gb\/s, Continuous-Rate, Fast-Locking CDR without Using External Reference Clock","author":"hwang","year":"2007","journal-title":"IEEE Asian Solid-State Circuits Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2008520"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813292"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874328"},{"key":"ref9","first-page":"55","article-title":"A 3-state Phase detector can improve your next PLL design","author":"sharpe","year":"1976","journal-title":"EDN"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2030533"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937531.pdf?arnumber=5937531","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:05:39Z","timestamp":1490090739000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5937531\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937531","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}