{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T05:01:07Z","timestamp":1754110867907,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937532","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T13:30:57Z","timestamp":1310045457000},"page":"185-188","source":"Crossref","is-referenced-by-count":4,"title":["A 10 to 11.5GHz rotational phase and frequency detector for clock recovery circuit"],"prefix":"10.1109","author":[{"given":"Fan-Ta","family":"Chen","sequence":"first","affiliation":[]},{"given":"Min-Sheng","family":"Kao","sequence":"additional","affiliation":[]},{"given":"Yu-Hao","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Chih-Hsing","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Jen-Ming","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Ching-Te","family":"Chiu","sequence":"additional","affiliation":[]},{"given":"Shuo-Hung","family":"Hsu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"2713","DOI":"10.1109\/JSSC.2005.856577","article-title":"A 12.5-Mb\/s to 2.7-Gb\/s continuous-rate CDR with automatic frequency acquisition and data-rate readback","volume":"40","author":"kwet","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1380","DOI":"10.1109\/JSSC.2006.874328","article-title":"A 155.52 mbps-3.125 Gb\/s continuous-rate clock and data recovery circuit","volume":"41","author":"rong-jyi","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref6","first-page":"761","article-title":"A 10-Gb\/s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector","volume":"35","author":"jafar","year":"2001","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880617"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2002.1024421"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545331"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357938"},{"key":"ref9","first-page":"228","article-title":"A 10 Gb\/s burst-mode CDR IC in 0.13-um CMOS","author":"nogawa","year":"0","journal-title":"Dig Tech Papers IEEE Int Solid-State Circuit Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937532.pdf?arnumber=5937532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T22:57:07Z","timestamp":1497913027000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5937532\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937532","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}