{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:54:22Z","timestamp":1729641262362,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937565","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T13:30:57Z","timestamp":1310045457000},"page":"317-320","source":"Crossref","is-referenced-by-count":2,"title":["Fast parallel CRC & DBI calculation for high-speed memories: GDDR5 and DDR4"],"prefix":"10.1109","author":[{"given":"Jinyeong","family":"Moon","sequence":"first","affiliation":[]},{"given":"Joong Sik","family":"Kih","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.303715"},{"key":"ref3","first-page":"307","article-title":"A Low-cost Realization of Multiple-input Exclusive-OR gates","author":"lin","year":"1995","journal-title":"Proc of Eighth Annual IEEE Intl ASIC Conf and Exhibit"},{"key":"ref6","first-page":"25","article-title":"New 4-Transistor XOR and XNOR Designs","author":"bui","year":"2000","journal-title":"Proc 2nd IEEE Asia Pacific Conf A SICs"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/82.996055","article-title":"Design and Analysis of Low-Power 10-Transistor Full Adders Using Novel XOR-XNOR Gates","volume":"49","author":"bui","year":"2002","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1109\/JSSC.2007.908002","article-title":"An 80 nm 4 Gb\/s\/pin 32 bit 512 Mb GDDR4 Graphics DRAM With Low Power and Low Noise Data Bus Inversion","volume":"43","author":"seung-jun","year":"2008","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1109\/ASSCC.2008.4708775","article-title":"A Fast GDDR5 Read CRC Calculation Circuit with Read DBI Operation","author":"yoon","year":"2008","journal-title":"IEEE Asian Solid-State Circuits Conference"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937565.pdf?arnumber=5937565","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,21]],"date-time":"2020-06-21T01:49:38Z","timestamp":1592704178000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5937565\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937565","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}