{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:10:45Z","timestamp":1730272245082,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937568","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T13:30:57Z","timestamp":1310045457000},"page":"325-328","source":"Crossref","is-referenced-by-count":1,"title":["A low-power dual-rail inputs write method for bit-interleaved memory cells"],"prefix":"10.1109","author":[{"given":"Junchao","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwen-Siong","family":"Chong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bah-Hwee","family":"Gwee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joseph S.","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding","author":"jangwoo","year":"0","journal-title":"IEEE International Symposium on Microarchitecture"},{"key":"ref3","first-page":"956","article-title":"An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches","volume":"43","author":"leland","year":"2008","journal-title":"IEEE JSSC"},{"key":"ref10","first-page":"680","article-title":"A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation","volume":"24","author":"highsmith calhoun","year":"2007","journal-title":"IEEE JSSC"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/VLSIC.2007.4342741"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref8","article-title":"A 45nm 0.5V 8T Column-Interleaved SRAM withon-Chip Reference Selection Loop for Sense-Amplifier","author":"sinangil","year":"2009","journal-title":"IEEE ASSCC"},{"key":"ref7","first-page":"650","article-title":"A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS","volume":"44","author":"joon chang","year":"2009","journal-title":"IEEE JSSC"},{"year":"2008","author":"andrei","journal-title":"CMOS SRAM Circuit Design and Parametric Test in Nano Scaled Technologies","key":"ref2"},{"year":"2009","author":"kevin","journal-title":"Embedded Memories for Nano-Scale VLSIs","key":"ref9"},{"key":"ref1","first-page":"1280129","article-title":"Stable SRAM cell design for the 32nm node and beyond","author":"leland","year":"0","journal-title":"Symp VLSI Technology Dig"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937568.pdf?arnumber=5937568","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:51:45Z","timestamp":1490075505000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5937568\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937568","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}