{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:10:51Z","timestamp":1730272251328,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937604","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T17:30:57Z","timestamp":1310059857000},"page":"470-473","source":"Crossref","is-referenced-by-count":1,"title":["A band-reject nested-PLL phase-noise reduction scheme for clock-cleaners"],"prefix":"10.1109","author":[{"given":"Mauricio","family":"Pardo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farrokh","family":"Ayazi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024410016948"},{"key":"ref3","article-title":"LMK4000 Family Phase-noise Characterization","author":"catt","year":"2009","journal-title":"NSC Application Note #1910"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.987086"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1966.4682"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379793"},{"key":"ref5","article-title":"Predicting the phase noise of PLL-based frequency synthesizers","author":"kundert","year":"2006","journal-title":"version 4e"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/0471732699"},{"key":"ref7","article-title":"An Analysis and Performance Evaluation of a Passive Filter Design Technique for Charge Pump Phase-Locked Loops","author":"keese","year":"1996","journal-title":"NSC Application Note #1001"},{"key":"ref2","article-title":"Using the LMK03000C to Clean Recovered Clocks","author":"banerjee","year":"2008","journal-title":"NSC Application Note #1734"},{"key":"ref9","first-page":"49","article-title":"A Wideband 2.4-GHz Delta-Sigma Fractional-N PLL with 1-Mb\/s In-loop Modulation","volume":"39","author":"pamarti","year":"2004","journal-title":"IEEE JSSC"},{"article-title":"Phase-locked Loops: Design, Simulation, and Applications","year":"2007","author":"best","key":"ref1"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937604.pdf?arnumber=5937604","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:21:10Z","timestamp":1490080870000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5937604\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937604","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}