{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:10:55Z","timestamp":1730272255651,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937625","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T13:30:57Z","timestamp":1310045457000},"page":"554-557","source":"Crossref","is-referenced-by-count":0,"title":["TG Master-Slave FFs: High-speed optimization"],"prefix":"10.1109","author":[{"given":"Elio","family":"Consoli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaetano","family":"Palumbo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Melita","family":"Pennisi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041376"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041377"},{"key":"ref12","article-title":"Logical Effort: Designing Fast CMOS Circuits","author":"sutherland","year":"1998","journal-title":"Morgan Kaufmann Publishers"},{"key":"ref13","first-page":"689","article-title":"Unified Logical Effort - A Method for Delay Evaluation and Minimization in Logic Paths with RC Interconnect","volume":"18","author":"morgenshtein","year":"2010","journal-title":"IEEE TVLSI"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.340417"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2030113"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945371"},{"key":"ref5","first-page":"94","article-title":"High-Performance Energy-Efficient D-Flip-Flop Circuits","volume":"8","author":"ko","year":"2000","journal-title":"IEEE TVLSI"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494026"},{"key":"ref7","first-page":"642","article-title":"Transmission-Gate Based Flip-Flop","author":"markovic","year":"2003","journal-title":"U S Patent"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2033538"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/0471723703"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.896516"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937625.pdf?arnumber=5937625","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:42:26Z","timestamp":1490064146000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5937625\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937625","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}