{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,3]],"date-time":"2026-10-03T22:05:17Z","timestamp":1791065117345,"version":"4.1.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937626","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T17:30:57Z","timestamp":1310059857000},"page":"558-562","source":"Crossref","is-referenced-by-count":7,"title":["A clock gated flip-flop for low power applications in 90 nm CMOS"],"prefix":"10.1109","author":[{"given":"Mohamed O","family":"Shaker","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Magdy A","family":"Bayoumi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008453"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"415","DOI":"10.1109\/81.841927","article-title":"Clock-gating and its application to low power design of sequential circuits","volume":"47","author":"wu","year":"2000","journal-title":"IEEE Trans Circuits Syst I"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el:19961113"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"294","DOI":"10.1049\/el:20000268","article-title":"low power flip-flop with clock gating on master and slave latches","volume":"36","author":"strollo","year":"2000","journal-title":"Electronics Letters"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378591"},{"key":"ref8","first-page":"604","article-title":"A sub-1 V bootstrap pass-transistor logic","author":"fujii","year":"2000","journal-title":"IEICE Trans Electronics"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.668984"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.914901"},{"key":"ref9","author":"weste","year":"2005","journal-title":"CMOS VLSI Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.668997"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Rio de Janeiro, Brazil","start":{"date-parts":[[2011,5,15]]},"end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937626.pdf?arnumber=5937626","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T02:57:02Z","timestamp":1497927422000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5937626\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937626","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}