{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:49:15Z","timestamp":1725572955469},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937650","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T13:30:57Z","timestamp":1310045457000},"page":"653-656","source":"Crossref","is-referenced-by-count":0,"title":["Combining ISA extensions and subsetting for improved ASIP performance and cost"],"prefix":"10.1109","author":[{"given":"Simon","family":"Rajotte","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"Carolina Gil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.M. Pierre","family":"Langlois","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261049"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307549"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-008-0084-y"},{"key":"ref6","first-page":"60","article-title":"Xtensa: A Configurable and Extensible Processor","author":"tensilica","year":"2000","journal-title":"IEEE Micro"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2009.5290458"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2006.258140"},{"year":"0","key":"ref12"},{"year":"0","key":"ref8","article-title":"MicroBlaze Soft Core Processor"},{"year":"0","key":"ref7","article-title":"Nios II Processor"},{"key":"ref2","first-page":"933","article-title":"LISA-Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures","author":"pees","year":"1999","journal-title":"Proc of DAC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117231"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470354"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937650.pdf?arnumber=5937650","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:52:38Z","timestamp":1490075558000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5937650\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937650","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}