{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T14:46:34Z","timestamp":1781621194816,"version":"3.54.5"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937655","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T13:30:57Z","timestamp":1310045457000},"page":"673-676","source":"Crossref","is-referenced-by-count":35,"title":["A combinational digital logic approach to STDP"],"prefix":"10.1109","author":[{"given":"Andrew","family":"Cassidy","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andreas G.","family":"Andreou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Julius","family":"Georgiou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2005.860850"},{"key":"ref3","article-title":"Synchrony detection by analogue VLSI neurons with bimodal STDP synapses","volume":"16","author":"bofill-i petit","year":"2003","journal-title":"Advances in neural information processing systems"},{"key":"ref10","article-title":"Digital Mapping of a Realistic Spike Timing Plasticity Model for Real-time Neural Simulations","author":"belhadj","year":"0","journal-title":"Proc XXIV Conference on Design of Circuits and Integrated Systems (DCIS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2008.12.036"},{"key":"ref5","first-page":"1","article-title":"Implementing synaptic plasticity in a VLSI spiking neural network model","author":"schemmel","year":"0","journal-title":"International Joint Conference on Neural Networks 2006 IJCNN '06"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/BIOCAS.2007.4463312"},{"key":"ref7","first-page":"2154","article-title":"Temporally learning floating-gate VLSI synapses","author":"liu","year":"2008","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"919","DOI":"10.1038\/78829","article-title":"Competitive Hebbian learning through spike-timing-dependent synaptic plasticity","volume":"3","author":"song","year":"2000","journal-title":"Nature Neuro-science"},{"key":"ref9","year":"0","journal-title":"Xilinx homepage"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"10464","DOI":"10.1523\/JNEUROSCI.18-24-10464.1998","article-title":"Synaptic modifications in cultured hippocampal neurons: dependence on spike timing, synaptic strength, and postsynaptic cell type","volume":"18","author":"bi","year":"1998","journal-title":"Journal of Neuroscience"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Rio de Janeiro, Brazil","start":{"date-parts":[[2011,5,15]]},"end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937655.pdf?arnumber=5937655","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,12]],"date-time":"2019-06-12T16:40:44Z","timestamp":1560357644000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5937655\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937655","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}