{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:01:00Z","timestamp":1725768060399},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937778","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T17:30:57Z","timestamp":1310059857000},"page":"1175-1178","source":"Crossref","is-referenced-by-count":2,"title":["A 145&amp;#x00B5;W 8&amp;#x00D7;8 parallel multiplier based on optimized bypassing architecture"],"prefix":"10.1109","author":[{"given":"Sunjoo","family":"Hong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taehwan","family":"Roh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoi-Jun","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2002.1115097"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4542165"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0319-y"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:20050464"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.303715"},{"key":"ref7","first-page":"3338","article-title":"A power-aware 2-dimensional bypassing multiplier using cell-based design flow","author":"sung","year":"2008","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810788"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1205465"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937778.pdf?arnumber=5937778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T09:58:34Z","timestamp":1490090314000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5937778\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937778","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}