{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,9]],"date-time":"2025-06-09T13:45:40Z","timestamp":1749476740103,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937789","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T17:30:57Z","timestamp":1310059857000},"page":"1219-1222","source":"Crossref","is-referenced-by-count":5,"title":["Register On MEsh (ROME): A novel approach for clock mesh network synthesis"],"prefix":"10.1109","author":[{"given":"Jianchao","family":"Lu","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Aksehir","sequence":"additional","affiliation":[{"name":"Electronics Engineering, Sabanci University, Istanbul 34956, Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baris","family":"Taskin","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848821"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/293625.293628"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494154"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735058"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065628"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123038"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696202"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483951"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007737"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785487"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514964"},{"key":"ref2","first-page":"144","article-title":"The clock distribution of the Power4 microprocessor","volume":"1","author":"restle","year":"2002","journal-title":"IEEE Int Solid-State Circ Conf (ISSCC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837295"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937789.pdf?arnumber=5937789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,22]],"date-time":"2021-04-22T21:30:39Z","timestamp":1619127039000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5937789\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937789","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}