{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:01:36Z","timestamp":1761580896445},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937798","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T13:30:57Z","timestamp":1310045457000},"page":"1255-1258","source":"Crossref","is-referenced-by-count":4,"title":["FPGA Implementation of an ASIP for high throughput DFT\/DCT 1D\/2D engine"],"prefix":"10.1109","author":[{"given":"Hanan M.","family":"Hassan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed F.","family":"Shalash","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karim","family":"Mohamed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2007.4429965"},{"key":"ref11","first-page":"4","article-title":"A multi standard FFT processor for wireless system-on-chip implementations","author":"chidambaram","year":"2006","journal-title":"Proc International Symposium on Circuits and Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862344"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICSCN.2008.4447217"},{"key":"ref14","first-page":"33","article-title":"A fingerprint recognition algorithm using phase-basedimage matching for low-quality fingerprints","author":"shah","year":"2005","journal-title":"IEEE Int Conf Image Processing"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840301"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3844\/jcssp.2008.545.549"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090866"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.2010.5453919"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774751"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3844\/jcssp.2007.823.828"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117960"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.846667"},{"article-title":"Design and implementation of variable length fast fourier transform processor","year":"2006","author":"li","key":"ref9"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937798.pdf?arnumber=5937798","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T03:09:54Z","timestamp":1490065794000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5937798\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937798","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}