{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:52:42Z","timestamp":1759146762279},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937837","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T17:30:57Z","timestamp":1310059857000},"page":"1411-1414","source":"Crossref","is-referenced-by-count":11,"title":["Noise coupling due to through silicon vias (TSVs) in 3-D integrated circuits"],"prefix":"10.1109","author":[{"given":"Emre","family":"Salman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2009.2034317"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2006.1645834"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2006.1645677"},{"key":"ref13","first-page":"847","article-title":"Development and Evaluation of 3-D SiP with Vertically Interconnected Through Silicon Vias (TSV)","author":"jang","year":"2007","journal-title":"Proc IEEE Electronic Components and Technology Conf"},{"key":"ref14","first-page":"195","article-title":"A CAD-oriented Modeling Approach of Frequency-Dependent Behavior of Substrate Noise Coupling for Mixed-Signal IC Design","author":"lan","year":"2003","journal-title":"Proceedings of the IEEE International Symposium on Quality Electronic Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/POLYTR.2001.973276"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.45"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.41"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/S0925-4005(99)00136-7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007473"},{"journal-title":"Three-Dimensional Integrated Circuit Design","year":"2009","author":"pavlidis","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1146\/annurev.bioeng.10.061807.160547"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937837.pdf?arnumber=5937837","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T11:05:53Z","timestamp":1490094353000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5937837\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937837","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}