{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:53:07Z","timestamp":1725573187775},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937850","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T17:30:57Z","timestamp":1310059857000},"page":"1463-1466","source":"Crossref","is-referenced-by-count":1,"title":["Early case splitting and false path detection to improve high level ATPG techniques"],"prefix":"10.1109","author":[{"given":"Bijan","family":"Alizadeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043571"},{"key":"ref11","first-page":"298","article-title":"High level test generation without ILP and SAT Solvers","author":"alizadeh","year":"2007","journal-title":"Int l Workshop High-Level Design Validation and Test"},{"key":"ref12","first-page":"15","article-title":"HED: A Canonical and Compact Hybrid Word-Boolean Representation as a Formal Model for Hardware\/Software Co-designs","author":"alizadeh","year":"2007","journal-title":"International Workshop on Constraints in Formal Verification (CFV07)"},{"year":"0","key":"ref13"},{"journal-title":"ITC'99 Benchmarks","year":"0","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.913758"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"528","DOI":"10.1145\/277044.277187","article-title":"Functional vector generation for HDL models using linear programming and 3-satisfiability","author":"fallah","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SCAM.2008.36"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"290","DOI":"10.1109\/TEST.2003.1270851","article-title":"Efficient Sequential A TPG for Functional RTL Circuits","author":"zhang","year":"2003","journal-title":"Proc International Test Conf (ITC03)"},{"year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/54.329454"},{"key":"ref2","first-page":"120","article-title":"Smart Simulation using Collaborative Formal and Simulation Engines","author":"ho","year":"2000","journal-title":"Proc Int Conf on CAD (ICCAD)"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1109\/DAC.1999.781346","article-title":"Enhancing Simulation with BDDs and ATPGs","author":"ganai","year":"1999","journal-title":"Proc Design Automation Conf (DAC99)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419843"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937850.pdf?arnumber=5937850","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,21]],"date-time":"2020-06-21T05:50:27Z","timestamp":1592718627000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5937850\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937850","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}